Abstract-A systematic study on a gallium nitride (GaN) highelectron-mobility transistor (HEMT) based battery charger, consisting of a Vienna-type rectifier plus a dc-dc converter, reveals a common phenomenon. That is, the high switching frequency, and high di/ dt and dv/dt noise inside GaN converters may induce a dc drift or low frequency distortion on sensing signals. The distortion mechanisms for different types of sensing errors are identified and practical minimization techniques are developed. Experimental results on the charger system have validated these mechanisms and corresponding approaches, showing an overall reduction of input current total harmonic distortion (THD) by up to 5 percentage points and improved dc-dc output voltage regulation accuracy. The knowledge helps engineers tackle the troublesome issues related to noise.
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I. IntroductIon
L OW on-resistance and high switching speed have driven the research, commercialization, and application of wide bandgap (WBG) power semiconductor devices, such as SiC and GaN devices, for a more efficient and compact converter design [1] - [3] . However, as WBG devices are applied in practice, more design issues arise, such as the need for optimal power loop layout and device package to reduce parasitics [4] , [5] , thermal management for low profile devices [6] , gate driver noise immunity for fast switching [7] - [9] . And high di/dt and dv/dt are regarded as the main obstacles to electrical performance improvement of WBG converters. High di/dt induced ringing and overvoltage in the switching commutation loop introduces high voltage stress, extra loss, and severe radio frequency (RF) emission and electromagnetic interference (EMI). High dv/dt noise often induces spurious gate voltage, resulting in crosstalk issue in bridge configurations. Besides, the high common mode (CM) voltage transient due to high dv/dt may cause the false trigger of gate drive ICs. Many works have been done in addressing these di/dt and dv/dt issues through gate driver design [7] , [10] - [14] and power stage optimization [4] , [5] .
Meanwhile, as switching frequency and speed increase in SiC and GaN based converters, some control challenges have been observed recently in applications of high speed and high switching frequency devices, e.g., zero-crossing detection error occurs in peak current control due to EMI distortion in GaN based high frequency buck [15] ; several sensing distortions and conditioning circuit arrangements in 500 kHz GaN full bridge converter are reported [16] ; and device parasitics can impact on current harmonics in a high frequency three-level GaN rectifier [17] , [18] . These previous studies have clearly shown the impacts of high frequency, high di/dt, dv/dt on sensing, conditioning, and control circuits. However, they were more specifically focused on one aspect of these complex issues and did not provide comprehensive relation between high dv/dt, di/dt, high frequency operation environment and sensing and control.
Particularly, signal sensing and processing in the feedback path become the vulnerable link, as signal integrity issues arise due to capacitive coupling from dv/dt and inductive coupling from di/dt. Although these are commonly perceived by engineers and some are well known in information electronics field, few work has been reported in power electronic field to explain some of the phenomena and effects that are specifically associated with high frequency noise and transients. In the work, it is observed experimentally that high frequency noises in GaN based power converters could surprisingly induce nonlinear dc or low frequency shift on the sensing signals through the sensing and conditioning circuitry and lead to deviation from the desired control track as well as voltage/current distortion, if without a proper design.
In this paper, to address the above challenges in WBG based high switching frequency converter design, a systematical study will be conducted in a proposed two-stage charger consisting of three-level/phase Vienna-type power factor correction (PFC) rectifier and three-level LLC dc-dc converter as shown in Fig. 1 . Instead of further stressing the high frequency noise itself, the focus will be on illustrating why and how these high frequency distortions produce dc and low frequency sensing error and impact the ac or dc feedback voltage/current control, and the way to mitigate these noises in different situations. Considering that feedback control has no rejection capability for disturbances in the feedback path, understanding and fixing these issues are crucially important.
This paper is organized as follow: Section II presents the overall system topology, the control architecture and sensing arrangement, and the power quality requirement. Section III first introduces several dc and low frequency sensing distortions related to high speed and high frequency WBG converters, and then analyzes the mechanisms of different sensing distortions and proposes the mitigation methods. Of which, one of the major dc bias phenomena and its mechanism and influencing factors presented in subsection A have never been investigated before. Section IV provides experimental results. And Section V concludes this paper.
II. sensIng And control ArchItecture In A gAn BAsed chArger

A. Control Functions and Sensing Arrangement
A proposed two-stage GaN based battery charger is applied as an example to study the sensing issues. As given in Fig. 1 , the front end is a 650V enhancement-mode GaN based three-level Vienna-type rectifier operated at 450 kHz switching frequency [17] , [18] , and the back end is a three-level LLC resonant dc-dc converter which adopts 650 V GaN devices at the primary side and 100 V EPC devices at the secondary side [19] . The charger converts 115 V rms or 235 V rms ac voltage to a maximum 28 V dc output for batteries in aircraft application.
To properly charge the batteries and efficiently operate the charger, LLC converter is operated in dc transformer mode (DCX) with switching frequency fixed at the resonant frequency. Its dc output voltage and current are regulated indirectly by varying the dc-link voltage of the front-end rectifier, where the dc output voltage and current are sensed as the feedback signals for the constant voltage (CV) and constant current (CC) controllers. The output of CC/CV controller is then used as the reference for PFC dc-link voltage controller, which further generates the inner current control reference for phase current regulation.
For the studied system, three current hall sensors are therefore placed at the ac side, and one hall sensor is placed at the dc output side. Meanwhile, the intermediate dc-link voltage as well as dc capacitor voltage is sensed through differential voltage divider pairs, then processed through an instrumentation amplifier, and finally converted to a single-ended signal, whereas the dc output voltage at the low voltage secondary side is sensed through a voltage divider and transmitted via an analog isolated amplifier before it is processed by conditioning circuit on the interface board.
B. Power Quality Requirement
For grid connected inverters or rectifiers, power quality including current harmonic and power factor limits are required by various standards, such as IEC 61000-3-2 [20] , IEEE 519-2014 [21] , and DO-160E [22] . For dc-dc converters interfacing with local load, such as POL or back end of a battery charger, the accurate regulation of voltage and current is also required [23] , [24] . For this aircraft charger, DO-160E standard is followed in which the limit of each order harmonic up to 40 th order is specified and the current total harmonic distortion (THD) should be less than 3%, meanwhile the leading power factor should be above 98%.
Although one may expect that good current quality and voltage regulation accuracy can be more easily obtained as a result of higher control bandwidth and lower switching ripple if pushing the converter to high switching frequency, e.g. exploiting WBG devices,it is not always true due to aforementioned challenges in Introduction. Understanding and mitigating the unique dc and low frequency distortions associated with high-speed high-frequency WBG devices are therefore presented in the following section.
III. sensIng Issues And mItIgAtIon methods
To address these sensing issues in the noisy operation environment, the causes of dc and low frequency bias on sensing signals are firstly understood including two main distortion mechanisms. Mitigation schemes are then discussed for each case.
A. DC Bias from Analog Signal Isolation Amplifier and Mitigation
1) Observed DC Bias on Isolated Voltage Sensing
When isolation is mandatory, voltage or current sensing is often realized by isolation schemes shown in Fig. 2 . An analog isolation amplifier (iso-amp) is the key device to achieve the isolation between control and power domains. At the highpower side of an iso-amp, the voltage will be sampled by a resistor divider in a single-ended form or by a divider pair in a differential form. The current will be sampled through a shunt resistor. Then, the isolated sensing signal is processed by downstream conditioning amplifiers and filters before being transmitted to ADC. However, operated in high dv/dt conditions, this scheme is observed to suffer severe distortion, i.e. a nonlinear dc shift, in the GaN based charger system. Although LLC resonant converter has much lower EMI emission, the front-end PFC is operated at hard-switching mode with high dv/dt GaN devices, emitting high amount of noises either conductively or radiationally to its surrounding. Although it is understandable that certain high frequency noise might be coupled onto the sensing signal of LLC output voltage, it is surprising to observe a significant dc bias in the sensed dc voltage. As shown later in Fig. 4 , the dc error could be 6 V more.
Because of the sensing voltage shift ∆V dc , the actual voltage regulated by feedback closed loop control is different from the desired value as in (1) . This dc error is even larger when the dc-link voltage increases as if a nonlinear voltage-dependent sampling gain exists. For high step-down dc-dc and low output voltage applications, this dc error would be unacceptable.
2) Origin of DC Bias
The dc bias from analog signal isolation amplifier in this paper can be understood from the basic structure of an analog iso-amp in Fig. 2 , where the analog input is modulated into digital format, e.g. via a sigma-delta ADC at the primary side, and the signal is reconstructed to analog output via a demodulator at the secondary side. An intermediate digital transmitting medium is implemented across the isolation barrier of the iso-amp. As a result, a high CM voltage exists due to the different grounding potential. Taking optical iso-amp as an example, when a rising v CM_r pulse is imposed onto an isoamp, the internal coupling capacitance of iso-amp induces CM current pulses penetrating the barrier, and a positive differential voltage spike is generated at the output through the pull-up resistor. In addition, the turn-off pulse also induces a negative spike v CM_ f at the output. These spikes may falsely toggle the logic level, jeopardize the signal quality of effective signal and finally demodulate analog spikes. Thus, a dc bias can consequently be generated after the downstream filter through the average of these positive and negative analog spikes. This relationship is shown in (2) . It should be noticed that the polarity of the spikes could be reversed depending on internal logic of an iso-amp IC.
(2)
3) Impact Factors of dv/dt Induced DC Bias a) CM dv/dt in power converter
The magnitude of this CM isolation voltage is determined by the dc-link voltage and CM impedance distribution along the whole CM path including grounding parasitics, transformer inter-winding capacitance of dc-dc converter, isolation capacitance of the iso-amp, etc. The edge slopes of this voltage are related to dv/dt of device turn-on and turn-off, determined by specific gate driver, gate resistance, switching speed, and dclink voltage. The turn-off dv/dt is also strongly impacted by load current level.
b) Asymmetric of dv/dt transient
If the turn-on and turn-off dv/dt are the same, it seems reasonable that a minimum dc bias might be induced per (1). However, in practice, the two dv/dt values might be different due to the junction capacitor charging effect, load current, and different gate drive on/off speed control. For GaN based application, this dv/dt disparity becomes larger. The turn-on transient of 650 V e-mode GaN device is usually less than 10 ns and dv/dt can be above 100 kV/µs, while its turn-off transient could last for hundreds of ns at ac current zero crossings [25] , [18] . Thus, turn-on dv/dt becomes the primary contributor to the CM transient immunity (CMTI) issue instead of the turn-off dv/ dt at low current level or zero crossing. This is further verified by LLC voltage sensing results in experiment with front-end PFC operating at two different switching frequencies. As shown in Fig. 3 , the turn-on dv/dt induced negative spikes (below the desired voltage sensing level as marked in dashed magenta line) are almost the same in case (a) and (b), whereas no positive peaks show up except for some noises.
c) Transient speed of iso-amp
The above results also highlight another important distortion factor that was not considered previously, i.e. the output signal rise/fall time of an iso-amp IC. Ideally, the output spike due to dv/dt should only occur during the switching transient. However, it is noticed that at different switching frequencies, the profiles of the output ripples in Fig. 3 (a) and (b) have rising ramps which increase linearly from the same negative valley. This is caused by the relatively slow rise time of the iso-amp ACPL-C87B output, roughly 4 µs [26] . For example, in the 450 kHz switching frequency case, the dv/dt induced spike is reset by the next switching event before it can reach the steady state level within its 2.2 µs cycle. Whereas in the 112.5 kHz case, the dv/dt related ripple can jump back to the desired dc voltage in one switching cycle.
d) Switching frequency
Switching frequency will not impact the peak spike of an isoamp output, but it does impact the dc bias level. This is because: 1) the same noise spike pattern will be averaged over different switching periods, thus the bias is proportional to f s , as shown in (2); 2) the noise spike of an iso-amp may not reach the correct sensing level if the switching cycle is too short as analyzed above. As a result, high frequency induces more dc sensing drift.
From the experimental results in Fig. 4 recorded by DSP controller, the sampling voltage of LLC output marked in red is compared with the actual voltage marked in blue predicted via the intermediate dc-link voltage and the LLC dc gain (matching the digital meter measurement), at two different frequencies. In the steady-state when the front-end PFC is activated after the soft-start and diode rectification, LLC output voltage sampling begins to suffer high dc shift, and it is clear that this dc shift becomes much higher when PFC is operated at 450 kHz compared to the case at ¼ of 450 kHz.
In sum, the speed of iso-amp, i.e. the rise/fall time, impacts the sensing output distortion induced by CM spikes. More instantaneous distortions and dc bias will be introduced when higher switching frequency, lower speed sensing iso-amp, and higher speed devices are adopted.
4) Mitigation Solutions
The above analysis has shown that the dc bias issue is not just by the switching noise propagation, but it is at the basis of the demodulation of the interference. With high CMTI and fast speed iso-amp, this effect could be suppressed. Unfortunately, the CMTI of the commercial analog iso-amp is relatively low in comparison with GaN device turn-on dv/dt. TABLE I lists the state-of-the-art commercial iso-amps. As it can be seen, the CMTI of some products is not precisely defined [26] , [27] . Detailed information of iso-amp error levels vs. CM voltage or dv/dt is also unknown, which further increases the difficulty of sensing circuit design. The state-of-the-art commercial voltage sensing iso-amp was from Avago before year 2018, typical with 15 kV/µs CMTI [26] using optocoupler isolation, and current sensing iso-amp has up to 75 kV/µs CMTI [27] using CMOS isolation. Thus, CMOS based iso-amp is a better option currently, since it shows higher CMTI due to RF transmission. To be noted, recently an even higher CMTI voltage sensing isoamp AMC1311B from Texas Instruments was released in early 2018 [28] .
To obtain better voltage sampling quality in high dv/dt operation, the 75 kV/µs CMTI current sensing iso-amp Si8920B from Silicon Lab is finally selected, considering its tight CMTI definition and higher CM testing voltage, as well as the fastest rise and fall time during the transient. In order to apply this amplifier for voltage sensing, reconfiguration is needed. Since the internal input resistance of this shunt-input iso-amp is much lower than the typical high impedance of the voltage sensing iso-amp, e.g. 37 kΩ only for Si8920B, the resistance of the voltage divider should be properly selected. Higher resistance will lead to the failure of impedance mismatching, while a lower value will introduce additional power loss. The tradeoff between the sensing accuracy in terms of voltage divider load dependence and the extra loss introduced by sensing resistors is thus required for a set of given system parameters. For 28 V sampling using Si8920B, as the allowable input voltage is within 0.25 V, the voltage divider ratio is determined as 175. The sensed lower side resistor is chosen as 110 Ω and the upper resistor is 19.1 kΩ, giving a total 40 mW loss at 28 V. Both have 0.1% high accuracy. Impedance mismatch ratio between 110 Ω and 37 kΩ is 0.3%, ensuring enough accuracy for this current sensing iso-amp.
Optionally, common mode filters may be possible to use at the high side of the iso-amp to limit the CM voltage across the iso-amp. This will be similar to the approach for CMTI enhancement of the gate driver [29] . However, the power supply lines should also be in series with the CM filter to avoid high CM voltage stress across the high side pins of the iso-amp.
B. DC Bias From RF Interference Rectification in Op-amp and Mitigation
For silicon device switching at tens of kHz, a moderate filter implemented in the conditioning circuitry is sufficient to guarantee the integrity of sensed signals. However, when using the similar design principles in GaN based converters, the experimental results reveal that the voltage and current sensing signals along the conditioning circuitry could see a pronounced dc offset or low frequency distortion, which further grows as dc bus voltage or switching frequency increases. An example of ac current sensing at 450 kHz and 112.5 kHz switching frequencies in a GaN based Vienna-type rectifier is provided in Fig. 5 , where the sampling signal outputted by digital-to-analog converter (DAC) is much different from the Keysight current probe result. At higher switching frequency, this low frequency or dc shift becomes larger. It should be mentioned the poor quality of the ac current is due to several distortions including the sensing distortion, sampling distortion [30] , [31] and the PWM voltage loss during the current zero crossings [18] .
1) Identification of Observed Sensing Noise Pattern
To identify the cause of this distortion, the output signal of the hall sensor is checked. High switching transient noises are observed in the sensor output as shown in Fig. 6 . Since the onboard sensor is placed close to the main power loop, the noise is found induced by high di/dt of switching transients. And noise at turn-on seems more pronounced than that at turn-off, which can be explained from the fact that at turn-off, commutation from off-device to on-device is largely determined by load current charging.
The sensor output, ADC sampling, and probe measurement are further compared. From results in Fig. 7 , both the sensor output and final ADC sampling have dc shift distortion in switching period scale and low frequency distortion in line period scale. Although the coupled noise and dc shift patterns may be different at different operation points, making the analysis intricate, some key observations are captured: 1) due to the asymmetric nature of the coupled HF noise as mentioned in Section III-A, the mean value of sensor output over a switching period can be shifted from the original level and falsely conveyed to the downstream conditioning amplifier; 2) this dc shift is thus influenced by switching frequency; 3) the fact that an offset also exists between the envelops of the sensor output and probe result, indicates the sensor itself is also affected by the HF noise.
2) Origin of DC Bias and Low Frequency Distortion
Eventually it is found that this dc severe distortion is determined by the amount of high di/dt induced noise picked up by signal-ground traces between sensor output and conditioning amplifier input. And the cause of this dc bias is the radio frequency interference (RFI) rectification effect on operational amplifiers (op-amp) [32] - [39] , a phenomenon seldom considered in power converter field. According to it, when an op-amp sees high frequency out-of-band noises at its input, its output can induce an instantaneous dc shift due to the nonlinear I-V characteristics of differential transistor pairs at its input stage. And the strength and envelop of the time-domain bias are dependent on the amplitude, frequency and continuity of the input coupled out-of-band noise. Furthermore, noise coupled at the output of an op-amp can also contribute to the input noise via its feedback path. This explains why dc shift at current sensor output was observed, as an internal op-amp exists at the output stage of the current sensor to provide desired quiescent bias [41] , [42] .
To help understand this rectification effect for power engineers, a brief introduction is provided. RFI rectification was firstly observed in naval research on the susceptivity of transistors to microwave energy [32] , [33] . Since then, the effects and mechanisms of RFI distortion on analog and digital ICs have been investigated experimentally and theoretically, in both time domain and frequency domain [32] - [39] . Analog electronics, in particular, the amplifiers are most susceptive to the EMI noise. Technical notes from industry have attributed the dc bias effect on op-amp to the nonlinear transfer characteristics of its input transistors, e.g., emitter-coupled BJT has exponential I-V curve and source-coupled JFET or CMOS have quadratic I-V curve [34] , [35] . Although this theory can confirm the observation that BJT-based amplifiers typically suffer higher RFI distortion than other types, it fails to explain why this effect only occurs at out-of-band frequencies and why the dc offset varies with frequencies. The frequency-dependent nonlinearity and dc bias level was later analytically modeled in [36] for a CMOS op-amp, indicating that the parasitic capacitances C gs of input differential pairs and their total source-to-ground capacitance are the determinants. The mechanism of negative feedback on dc bias was also revealed in [36] , [37] for CMOS op-amp. It is noticed that some models are only valid at low level RF input, i.e. two transistors of the input differential pairs are both in saturation region [37] , while other models may be feasible for both saturation region and subthreshold region where large signal noise switches the transistor on and off [36] . The susceptivity of an amplifier to RFI EMI can be evaluated by a rejection ratio (EMIRR) [38] , from which the corresponding dc bias can be estimated as (3) . However, this is only valid at low amplitude EMI/RF [39] . (3) To further verify the RFI offset issue identified in this work and evaluate EMIRR of the adopted op-amp OPA2227 in cascaded inverting configuration for feedback current conditioning, offline characterization of the OPA2227 is carried out, whose test setup is provided in Fig. 8 , using a signal generator to mimic the output of the hall sensor with varying HF noise and injecting the EMI source via a 50 Ω BNC cable.
From results in Fig. 8(b) , as RFI amplitude increases, the dc shift becomes larger and occurs earlier. This dc offset also presents nonlinear frequency characteristics. It grows larger as frequency increases from 500 kHz to 2 MHz and then drops back to almost zero around 10 MHz. Testing at even higher frequency is not performed, due to measurement complexities involving reflection effects of input cable, PCB traces and opamp pins.
3) Mitigation Approaches
A straightforward approach to mitigate the RFI effect is to attenuate EMI noise before the input pins of an op-amp. RCbased CM and DM filters have been built in some commercial amplifiers [35] . However, the filter corner frequency is usually set above tens of MHz to serve general purposes, beyond interested frequency range of the state-of-the-art GaN based power converters. Therefore, a set of external EMI filter should be provided for converter sensing design, as shown in Fig. 9 .
For single-ended signals, RC or LC filter can be applied whose bandwidth should be selected between the current control bandwidth frequency and the high switching frequency, e.g. in the middle range, without impacting obvious delay to the feedback control. For differential sensing signals, both CM and DM filters should be adopted following similar design consideration, where the DM filter corner frequency is determined by (4) and the CM filter corner frequency decided by (5) can be slower as it does not affect the feedback control. 
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induce strong noise coupling. Relying purely on filter itself is not effective enough to eliminate RFI noise without sacrificing sensing bandwidth. In fact, as earlier work reported in [16] , the pre-filtered voltage sensing circuit can still be distorted once active power control is activated, leading to the design compromise by moving the local sensing circuit of the power board far away and placing onto another board. This prevents further degrees of power function integration, especially for intelligent power module design.
Differently, this paper will show that the direct control of the noise source and associated coupling path is more effective and straightforward. Taking current sensing distortion as an example, if tracing back to the source of the hall sensor noise, it is actually induced by high di/dt current circulated in the switching loop and then coupled onto the signal side of the sensor through space magnetic coupling. Given the fixed di/dt, smaller power loop means less diffusing magnetic field generation, thus reduces the magnetic coupling. However, less loop inductance can adversely induce higher di/dt and dv/dt [40] . Since power loop layout has been well studied in literature, details are not covered here. Instead, this paper emphasizes the importance of signal loop layout for sensing design. In high power density converter design, surface-mount hall sensor chip is preferred due to its low profile and weight. When it is placed on the power board close to converter terminals, longer traces of control power supply nets and output nets are needed to interface with the control board, thus prone to taking in the high di/dt induced voltage noise. Therefore, an effective solution is to layout the sensor circuit and the conditioning circuit with the lowest loop area, in addition to the front-end filters. The basic concept is shown in Fig. 10 , where three traces including control ground, control power line, and sensing signal should all be tightly placed on both the power board and the control board.
To implement this scheme, a vertical trace arrangement is proposed to minimize the area of two types of signal loops. In addition, the hall sensor interface loop and power supply loops should be paralleled to the flux orientation and orthogonal to the switching loop, so that the coupling could also be reduced.
Two layout designs are developed for the three-phase ac current sensing. The three-phase sensors are placed next to the switching nodes of the rectifier, and their low side signals have to go across three power traces to the interface connector on the left side where the control interface board is stacked. Compared to the design in Fig. 11(a) with large VCC-GND loop and signal-GND loop on phase B and C, the improved current sensor layout for phase B and C is proposed in Fig. 11(b) . The first improvement is that multi-radial power lines are applied for all three sensor chips instead of the central power lines. This decouples possible noises among three-phases and ensures good power quality for each sensor. VCC lines for three sensors directly connect to the main VCC plane, and GND lines also start directly from the GND plane. In addition, all signals are embedded in the midlayers and overlaid with power lines, to form vertical loops with minimized coupling area. And next to each sensor, reasonable size ground plane is also designed to provide a stable ground potential to each chip.
Finite element analysis (FEA) has been conducted to study the impact of layout approaches to the loop inductance as shown in Fig. 12 . The final measured loop inductance includes the series inductance from the PCB traces formed by the internal trace-self-inductance and external trace-self-inductance, and the negative mutual-partial inductance from the loop which is inversely proportional to the distance between loop segments [43] . As the loop area is shrunk, the negative mutualpartial inductance is maximized and thus effectively cancels or counteracts the external trace-self-inductance that will link/ couple with the power switching loop nearby. From Fig. 12 , the improved layout has only 17.2 nH loop inductance, reducing 2/3 of that in the original layout.
4) Discussion of Other Noises and Mitigation
Since the magnetic strength is inversely proportional to the distance, another conservative but effective approach is to move hall sensors far away from the power loop, which is also experimentally verified but at the cost of larger board space.
Apart from di/dt inductive coupling noise, other noises also exist for hall sensors. For example, dv/dt capacitive coupling from high voltage side to signal side of the hall sensor IC could also superpose significant noise onto the lowlevel sensor output via the isolation capacitance [41] , [42] . Recommendations are: 1) placing hall sensors at non-dv/ dt nodes, such as after filter inductors which absorb voltage dv/dt in the first place [16] ; 2) choosing hall sensor chips with internal capacitive shielding can also avoid this type of distortion [42] , and is applied in this design; 3) adding proper filter for this HF noise is also suggested [41] . However, that alone may be ineffective, since a dc offset can still be produced if dv/dt patterns at turn-on and off are not symmetric, following the mechanism disclosed in Section III-A.
C. DC Bias due to RFI Rectification in In-amp and Mitigation
Aside from op-amp, instrumentation amplifier (in-amp) is typically used for high voltage sensing where strong CM signals can be eliminated by the differential structure. However, the typical common mode rejection ratio (CMRR) of in-amps rolls off at 200 Hz, only remaining 20~30 dB at 100 kHz, and the in-amp has only up to 20 kHz bandwidth [35] . If a strong RFI noise is coupled at the input and is not effectively suppressed, the dc rectification effect happens as well [34] , similar to the RFI issue in the above op-amp case.
Choosing an in-amp with higher EMI robustness is always the first design choice, however, decent immunity at low voltage signal level can barely cover the high noise strength in power conversion systems.
More practical mitigation in power electronics applications should be again to reduce the noise from its source. The first typical solution is inserting external EMI filter pairs at inputs of the in-amp, with both CM and DM filters implemented by RC filters, chokes, or X2Y capacitors, as shown in Fig. 13 .
To be noted, the divider impedance network should also be considered for the input EMI filter design, otherwise improper filter characteristics may affect the control bandwidth of the voltage regulator due to the enlarged phase delay of the filter. Based on the Thevenin theory, the equivalent source impedance from the sensing voltage side is R H //R L , thus corner frequencies for CM and DM filters are respectively (6) (7) Clearly, neglecting the divider impedance R H //R L in the filter will lead to selection of higher R Y and cause underestimated phase delay and much slower voltage controller dynamics than one would expect. Similarly, failure to model it in the control transfer function should also be prohibited. In the case of RC filter, since R H //R L is often above tens of kΩ, R Y and C X could be removed to simplify the conditioning circuit. If LC filters are used, a second-order RLC circuit analysis would be needed to properly determine the cut-off frequency and damping factors.
Another solution is to minimize the signal coupling loop. Different from the single-ended signal, the differential sensing circuit shown above contains two types of signal trace loops between the sensing divider and the in-amp: the differentialmode signal loop and the common-mode signal-GND loop. When it comes to PCB trace layout for the differential signal, the CM ground loop is often overlooked. In fact, it is as important as the DM loop. Since the high di/dt can induce significantly high CM and DM noise voltage on the control interface circuit, the CM noise voltage will also be imposed on the in-amp pins. High stress of such CM noise not only causes clamped 0-volt output of the in-amp (since its allowable input CM voltage is limited within its power supply voltage and decreases as its DM voltage increases), but also introduces heavier RFI effect as the RFI rectification involves CM and DM noises simultaneously [36] , [37] . Reducing both noises and minimizing both types of trace loops is a must. This requires delicate layout on the power board to minimize not only the gap between the differential signal pairs as short as possible but also the gap between signal pairs and the signal ground, where the ground wire can be vertically placed through the multi-layer PCB design. The signal connection from the power board to the control interface board should also be short and compact until the three signal traces safely land onto the controller ground plane. On the interface board, the differential pair should continue to follow the best practice as mentioned to reduce the possible coupling noise.
Iv. experImentAl verIfIcAtIon
The above sensing issues have been observed and mitigated in the charger design, whose prototype information can be found in [18] , [19] . Through this paper, two major mechanisms have been revealed in power electronic field applications. The mitigation performance is now examined in this section.
A. CM dv/dt Impact and Mitigation
Because of the high CM dv/dt of GaN devices, especially the hard-switching action of the front-end PFC, the LLC dc output voltage sensing signal has suffered from the dc bias noise, as already shown in Fig. 3 and Fig. 4 , when the voltage sensing is through a widely adopted voltage sensing iso-amp ACPL-C87 which has been successfully applied in many commercial Si device based converter products for many years. Owing to the significantly high dv/dt in GaN based converter, the CM dv/dt noise immunity becomes a new issue as studied in this paper. To reduce the noise, a current sensing iso-amp Si8920B is configured to sample the LLC output voltage, to replace the prior voltage sensing iso-amp ACPL-C87. Thanks to the high CMTI up to 75 kV/µs of Si8920B and its high speed (rise/fall time is 0.42 µs), the dc bias on the desired dc sensing signal is effectively suppressed over the whole operation range of the twostage charger. In addition, RFI rectification dc bias from its downstream in-amp and op-amp is also eliminated after minimizing all sensing circuit ground loops and the output differential pair loop as well as adding RC based EMI filters. The final voltage sampling result is accurately controlled at the given refenence value 27 V with 650 V dc-link bus voltage, as shown in Fig. 14 . Compared to the prior result in Fig. 4 , significant improvement on dc bias mitigation has been achieved.
B. RFI Impact and Mitigation
To illustrate this di/dt effect and improvement through the new layout approach, sensing waveforms tested under 300 V dc and 450 kHz switching frequency without any control compensation are compared. Fig. 15 provides the prototype of the ac-dc PFC stage with the improved layout for the current sensing circuit, highlighting the power switching loops and the hall sensors. Fig. 16(a) gives the output of the conditioning circuit in green, sampling result from DSP in blue, and current probe result in magenta, with the first version layout. Disruptive distortion on the output of current sensor was observed, compared to the result of current probe. After adopting the new layout, all sensor outputs became clean, matching the actual shape of current waveforms obtained from current probes, as given in Fig. 16(b) . This lays a solid basis for current quality control. The impact of current sensor distortion on current harmonic distribution is also provided in Fig. 17 . Compared to the case with distorted current sensors, tested at 115 V rms input, 600 V dc output, and 450 kHz, the proposed layout improves sensing signal quality and thus reduces phase current THD from 14.3 to 9.3 percentage points, before involving any further compensation [18] or sampling scheme [30] , [31] .
v. conclusIon
In this paper, different sensing distortions observed when adopting GaN devices in high frequency application are reported and their mechanisms investigated. The corresponding mitigation methods from noise source, propagation path, and noise receptor are studied and experimentally verified. Three types of sensing distortions are found strongly impacted by di/dt, dv/dt and switching frequency, all related to undesired high frequency behaviors of different amplifiers. Mitigation solutions are proven effective in improving the sensing quality and minimizing the influences on feedback control and finally help reduce the ac input current THD by 5 percentage points and eliminate the dc output voltage drift from 6-volts to almost 0-volt in a 28 V max battery charger. It is expected that the discussed noise issues, associated mechanisms, and noise mitigation solutions can be applied to other WBG converters and the results can facilitate converter control design. 
